Performance Evaluation Of Greedy Heuristic For SIP Analyzer In H.264/SVC

ResearchCommons/Manakin Repository

Performance Evaluation Of Greedy Heuristic For SIP Analyzer In H.264/SVC

Show simple item record Inamdar, Jaydeep Vijay en_US 2008-08-08T02:31:07Z 2008-08-08T02:31:07Z 2008-08-08T02:31:07Z March 2008 en_US
dc.identifier.other DISS-2006 en_US
dc.description.abstract The latest scalable video coding standard, H.264/SVC uses many components of H.264/AVC standard to maintain backward compatibility and also has proposed many tools to support scalable video coding with increased coding efficiency. SIP Analyzer is one such tool incorporated in JSVM (Joint Scalable Video Model) software which is the reference software for the SVC project. SIP Analyzer implements Selective Interlayer Prediction strategy to encode the bitstream so as to improve coding performance in scenarios where multiple adaptation is not needed without losing much if the same bitstream is used in scenario where multiple adaptation is needed. Core of this algorithm is a 0-1 Knapsack Problem that decides the right combination of lower layer frames for which interlayer prediction can be safely turned off. Current implementation solves the Knapsack Problem using Dynamic Programming approach. Even though it gives optimal solution to the problem, it is computationally complex to be implemented in real time encoders. In this thesis we attempt to solve the problem using Greedy heuristic approach. Since it's a heuristic approach, solution given by it may differ from the optimal solution. We evaluate the performance of Greedy heuristic approach both qualitatively and quantitatively and summarize the observations which can serve as reference for the developers. It has been verified that Greedy heuristic approach greatly reduces the SIP analyzer complexity both in time and in space without compromising much with the quality. en_US
dc.description.sponsorship Oraintara, Soontorn en_US
dc.language.iso EN en_US
dc.publisher Electrical Engineering en_US
dc.title Performance Evaluation Of Greedy Heuristic For SIP Analyzer In H.264/SVC en_US
dc.type M.S. en_US
dc.contributor.committeeChair Oraintara, Soontorn en_US Electrical Engineering en_US Electrical Engineering en_US University of Texas at Arlington en_US masters en_US M.S. en_US
dc.identifier.externalLinkDescription Link to Research Profiles

Files in this item

Files Size Format View
umi-uta-2006.pdf 875.5Kb PDF View/Open
875.5Kb PDF View/Open

This item appears in the following Collection(s)

Show simple item record


My Account


About Us