RESEARCH COMMONS
LIBRARY

Phase Locked Loop For Radiation Hardened Environment

ResearchCommons/Manakin Repository

Phase Locked Loop For Radiation Hardened Environment

Show simple item record

dc.contributor.author Wu, Jer-Fu Dennis en_US
dc.date.accessioned 2007-08-23T01:55:58Z
dc.date.available 2007-08-23T01:55:58Z
dc.date.issued 2007-08-23T01:55:58Z
dc.date.submitted November 2006 en_US
dc.identifier.other DISS-1521 en_US
dc.identifier.uri http://hdl.handle.net/10106/51
dc.description.abstract This thesis describes a Phase Locked Loop (PLL) design for operation within a radiation environment. Specific design architecture and techniques were implemented to help mitigate radiation effects that degrade PLL performance. This thesis presents several elements of a rad-hard PLL that were developed to solve this challenge, such as a very wideband coupling coefficient LC VCO that has a much higher frequency tuning range than conventional varactor based LC VCOs. The PLL consists a Phase and Frequency Detector (PFD), a rail to rail charge pump, a loop filter, the quadrature LC tank Voltage Controlled Oscillator (VCO), a Current Mode Logic (CML) frequency divider, a True Single-Phase Clocked (TSPC) divider, and a Differential to Single-ended converter (D2S). The main radiation effects on MOSFETs include changes of threshold voltage and mobility, which causes the drain current to decrease. As a result, the phase noise and tuning range of PLL are degraded. The proposed radiation hard PLL uses the unique Peregrine Semiconductor Corp (PSC) 0.25um Silicon on Sapphire (SOS) CMOS process technology. The center frequency is 3.6 GHz, and the tuning range is from 2.3 GHz to 5.1 GHz. The minimum frequency tuning range is 70% under pre-radiation and post-radiation conditions. Simulated power consumption is 124.23 mW in pre-radiation and 145.73 mW in post-radiation. Simulated pre-radiation phase noise is -130 dBc/Hz at 1 MHz offset, and post-radiation phase noise is -127.9 dBc/Hz at 1MHz offset. The locking time is less than 450ns under post-radiation conditions. The overall focus is on a systematic design methodology for radiation-hardened PLL in a SOS CMOS process. en_US
dc.description.sponsorship Xiao, Enjun en_US
dc.language.iso EN en_US
dc.publisher Electrical Engineering en_US
dc.title Phase Locked Loop For Radiation Hardened Environment en_US
dc.type M.S.E.E. en_US
dc.contributor.committeeChair Xiao, Enjun en_US
dc.degree.department Electrical Engineering en_US
dc.degree.discipline Electrical Engineering en_US
dc.degree.grantor University of Texas at Arlington en_US
dc.degree.level masters en_US
dc.degree.name M.S.E.E. en_US

Files in this item

Files Size Format View
umi-uta-1521.pdf 1.118Mb PDF View/Open
1.118Mb PDF View/Open

This item appears in the following Collection(s)

Show simple item record

Browse

My Account

Statistics

About Us